1 Poultry Terminology:: assignment operator
VHDL uses <= for all signal assignments and := for all variable and initialization assignments.
واژگان شبکه مترجمین ایران